ÎÎÎ “ÊÒÖ "Èíëàéí Ãðóï” - îôèöèàëüíûé äèñòðèáüþòîð ôèðìû Xilinx - www.xilinx.ru
•
âîéòè
•
ðåãèñòðàöèÿ
Êàòàëîã
Îïèñàíèÿ
Òðåíèíã-öåíòð
Èíæåíåðíûé öåíòð
Ïàðòíåðû
Êîíòàêòû
Î íàñ
RELYUM
Êàðòû RELY-PCI-e
RELY-TSN-PCIe
RELY-SYNC-PCIe
RELY-SYNC-HSR/PRP-PCIe
RELY-REC Ñåòåâîé ðåãèñòðàòîð
RELY-RB êîììóòàòîð Redbox
Ñòàòüè Relyum & SoC-e
Ïèòàíèå äëÿ ÏËÈÑ
Ãëàâíàÿ
»
Îïèñàíèÿ
»
Ñðåäñòâà ðàçðàáîòêè è IP-ÿäðà (Îòëàäî÷íûå ñðåäñòâà)
» ÑÀÏÐ ISE Design Suite 14.7
Îïèñàíèÿ
Êàòàëîã îïèñàíèé ïðîäóêöèè Xilinx
Êàðòû-óñêîðèòåëè Àëüâåî
Ïèòàíèå äëÿ ÏËÈÑ
VERSALDEMO1Z
Ïèòàíèå Versal
XDF 2018
Àíîíñû XDF2018: ÷.1 VERSAL
Àíîíñû XDF 2018: ÷.2 ALVEO
Ìèêðîñõåìû FPGA, SOC, CPLD, PROM
Zynq-7000 SoC and Zynq UltraScale+ MPSoC
ÏËÈÑ FPGA
Kintex UltraSacle+
Íîâàÿ àïïàðàòíàÿ ïëàòôîðìà UltraScale+
Virtex UltraScale è Kintex UltraScale
Ñåðèÿ 7
Virtex-7
Kintex-7
Artix-7
Ñåðèÿ Virtex
Virtex-6
Virtex-5
Virtex-4
Virtex-II Pro
Virtex-II
Virtex-E
Virtex
Ñåðèÿ Spartan
Spartan-6
Spartan-3A Extendet
Spartan-3E
Spartan-3
Spartan-llE
Spartan-ll
ÏËÈÑ CPLD
CoolRunner-II
XC9500XL
SOC
Zynq-7000
Êîíôèãóðàöèîííûå ÏÇÓ (PROM)
Ñåðèÿ XCF - Platform Flash è Platform Flash XL
Ñåðèÿ 18 - Ïåðåïðîãðàììèðóåìûå ÏÇÓ
Ñåðèÿ 17 - Îäíîêðàòíî ïðîãðàììèðóåìûå ÏÇÓ
Ñðåäñòâà îòëàäêè (Îòëàäî÷íûå ïëàòû è êàáåëè)
Îòëàäî÷íûå ïëàòû
DK-U1-KCU1500-A-G - Îòëàäî÷íûé íàáîð Kintex® UltraScale™ FPGA Acceleration Development Kit
SP701
VCU128 - Îòëàäî÷íûé êîìïëåêò ñ HBM
VCU129: Virtex UltraScale+ 56G PAM4
VCU1525
ZCU104
ZCU102
Îòëàäî÷íûé êîìïëåêò Xilinx Kintex UltraScale+ FPGA KCU116 Evaluation Kit (EK-U1-KCU116-G)
Îòëàäî÷íûé êîìïëåêò Virtex® UltraScale+™ FPGA VCU118 Evaluation Kit (EK-U1-VCU118-ES1-G)
Îòëàäî÷íàÿ ïëàòà Kintex UltraScale FPGA KCU105 Evaluation Kit
Îòëàëî÷íûå êîìïëåêòû Virtex UltraScale 20nm high-performance kits
AES-A7EV-7A50T-G - Artix-7 50T FPGA Evaluation Kit
Ïëàòû 7 ñåðèè - Artix, Kintex è Virtex
Ïëàòû 7 ñåðèè SOC Zynq-7000
Ïëàòû íà Spartan-6
Ïëàòû íà Virtex-6
Ïëàòû íà Virtex-5
Îòëàäî÷íûå êàáåëè
HW-SMARTLYNQ-G - SmartLynq Data Cable - âûñîêîïðîèçâîäèòåëüíûé JTAG êàáåëü
Platform Cable USB II
Ñðåäñòâà ðàçðàáîòêè è IP-ÿäðà (Îòëàäî÷íûå ñðåäñòâà)
VIVADO - Íîâîå ñðåäñòâî ðàçðàáîòêè
Vivado 2017.3 Release
Vivado 2017.4 Release
Vivado 2018.2 Release
Vivado 2018.3 Release
Vivado 2019.1 release
Vivado 2019.2
Vivado 2020.1
Vivado 2020.2
Vivado 2016.1. Ñèñòåìíûé ïîäõîä äëÿ ïðîåêòèðîâàíèÿ âûñîêîïðîèçâîäèòåëüíûõ ñèñòåì íà áàçå ìèêðîñõåì UltraScale+ è IP-ÿäåð AXI SmartConnect
Vivado Design Suite HLx Edition
Èñïîëüçîâàíèå IP Integrator â ÑÀÏÐ Vivado äëÿ ÏËÈÑ ñåðèè 7 è UltraScale
Vivado HLS (High Level Synthesis) – íîâàÿ ÑÀÏÐ Xilinx
ÑÀÏÐ Vivado Design Suite 2013.4
ÑÀÏÐ ISE Design Suite 14.7
IP-ÿäðà
 ïîìîùü ðàçðàáîò÷èêàì
Microblaze
Microblaze - øàã 1.1
Microblaze - øàã 1.2
Microblaze - øàã 2 Ñîçäàíèå mcs
Vivado reports
report_clocks
report_clock_interaction
report_clock_networks
Èçâåñòíûå ïðîáëåìû è èõ ðåøåíèÿ
Âíóòðåííÿÿ îøèáêà Vivado 2017.1 íà Ubuntu Mate 16.04 LTS
Îøèáêà SDK 2016.3-2016.4 ïðè ðàáîòå c îòëàä÷èêîì GDB
Ðàçíîå
×èòàåì ÄÍÊ ÏËÈÑ
Êàòàëîã ïðîäóêöèè Relyum
Êàðòû RELY-PCI-e
RELY-TSN-PCIe
RELY-SYNC-PCIe
RELY-SYNC-HSR/PRP-PCIe
RELY-RB êîììóòàòîð Redbox
RELY-REC Ñåòåâîé ðåãèñòðàòîð
Ñòàòüè Relyum & SoC-e
Àïïàðàòíîå óñêîðåíèå äëÿ îáðàáîòêè äàííûé â óìíûõ ïðîìûøëåííûõ ñåòÿõ Smart Grid
Íàâåðõ
|
Xilinx
|
ÏËÈÑ ÐÓ
495
797-61-74
(ìíîãîêàíàëüíûé)
Copyright © 1994-2012 Xilinx, Inc.
Âñå ïðàâà íà ìàòåðèàëû, îïóáëèêîâàííûå íà ñàéòå, ïðèíàäëåæàò
Xilinx, Inc. Ïðè ïåðåïå÷àòêå ìàòåðèàëîâ ññûëêà íà ñàéò
îáÿçàòåëüíà.
Ñîçäàíèå è ïîääåðæêà ñàéòà
infozor.com